

CLAIMS

What is claimed is:

- 1 1. A computer system, comprising:
- 2 a processor comprising a cache, a first bus interface and a second bus
- 3 interface; and
- 4 a controller to snoop the cache via the first bus interface during a first
- 5 mode of operation and to snoop the cache via the second bus
- 6 interface during a second mode of operation.
- 1 2. The computer system of claim 1, further comprising a first bus to couple the
- 2 first bus interface to the controller, and a second bus to couple the second
- 3 bus interface to the controller, the first bus being wider than the second bus.
- 1 3. The computer system of claim 2, further comprising a main memory and a
- 2 peripheral device, the peripheral device to request an access of the main
- 3 memory via the controller.
- 1 4. The computer system of claim 1, further comprising a main memory and a
- 2 peripheral device, the peripheral device to request an access of the main
- 3 memory via the controller.
- 1 5. The computer system of claim 1, wherein the first mode of operation is a high
- 2 power mode and the second mode of operation is a low power mode.

A1

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100

- 1 6. The computer system of claim 5, wherein the first bus interface is to be
2 powered down during the second mode of operation.
- 1 7. The computer system of claim 1, further comprising a clock generator, the
2 clock generator to provide a first clock signal to the first bus interface via a
3 clock signal line coupled between the clock generator and the processor, the
4 clock generator to further provide a second clock signal to the second bus
5 interface via a clock signal line coupled between the clock generator and the
6 controller.
- 1 8. The computer system of claim 7, wherein the processor further comprises a
2 circuit to provide the first clock signal to the cache during the first mode of
3 operation and to provide the second clock signal to the cache during the
4 second mode of operation.
- 1 9. The computer system of claim 8, wherein the processor further comprises a
2 phase-locked loop, and the second clock signal is routed through the phase-
3 locked loop before being provided to the cache during the second mode of
4 operation.
- 1 10. The computer system of claim 1, wherein the first bus interface is coupled to
2 the controller via a first bus, the second bus interface is coupled to the

1 14. The computer system of claim 13, further comprising a main memory and a
2 peripheral device, the peripheral device to request an access of the main
3 memory via the controller.

1 15. The computer system of claim 13, wherein the high power bus is to be
2 powered down during the low power mode of operation.

1 16. The computer system of claim 13, wherein the controller is to snoop a
2 memory region of the processor via the high power bus during the high power
3 mode of operation, and the controller is to snoop the memory region via the
4 low power bus during the low power mode of operation.

1 17. The computer system of claim 16, further comprising a clock generator, the
2 clock generator to provide a clock signal to the memory region via a first clock
3 signal line coupled between the clock generator and the processor during the
4 high power mode of operation, the clock generator to further provide a clock
5 signal to the memory region via the clock signal line of the low power bus
6 during the low power mode of operation.

1 18. The computer system of claim 13, wherein a clock signal is to be provided via
2 the clock signal line by the controller.

A1

40046600-423634

1 19. The computer system of claim 13, further comprising a power supply to
2 provide a lower voltage supply to the processor during the low power mode of
3 operation than during the high power mode of operation.

1 20. The computer system of claim 13, wherein the high power bus is a parallel
2 bus that lacks support for source-synchronous operation, and the low power
3 bus is a serial bus having a single data line.

1 21. An integrated circuit comprising:
2 a high power bus interface through which a memory region may be
3 snooped during a high power mode of operation; and
4 a low power bus interface through which the memory region may be
5 snooped during a low power mode of operation.

1 22. The integrated circuit of claim 21, wherein the high power bus interface is to
2 be powered down during the low power mode of operation.

1 23. The integrated circuit of claim 21, wherein the high power bus interface
2 supports a first bus, and the low power bus interface supports a second bus
3 that is narrower than the first bus.

A1

1 29. The method of claim 27, wherein snooping the cache via the low power bus
2 includes providing a clock signal to the cache via the low power bus.

1 30. The method of claim 27, wherein transitioning to the low power mode of
2 operation includes flushing a cache.

400406000 422000